Backend_impl.Weak_registry
type 'a t = {
mutex : Stdlib.Mutex.t;
mutable cells : 'a Stdlib.Weak.t Base.list;
mutable added : Base.int;
}
val create : unit -> 'a t
val register : 'a t -> 'a -> unit
val live : 'a t -> 'a Base.List.t